

www.ijprems.com editor@ijprems.com INTERNATIONAL JOURNAL OF PROGRESSIVE **RESEARCH IN ENGINEERING MANAGEMENT AND SCIENCE (IJPREMS)** 

2583-1062 Impact

e-ISSN:

Vol. 04, Issue 05, May 2024, pp: 1517-1521

**Factor:** 5.725

## **128-BIT ALU DESIGN USING VEDIC MATHEMATICS**

## G. Kalyan Chakravarthy<sup>1</sup>, B. Adarsh<sup>2</sup>, V. Amulya<sup>3</sup>, B. Shiva Sannidha<sup>4</sup>,

M. Umesh Chandra<sup>5</sup>

<sup>1</sup>Associate Professor In Department Of Ece In Jyothishmathi Institute Of Technology&Science In Jits Rd, Ramakrishna Colony, Karimnagar, Telangana, 505481, India.

<sup>2,3,4,5</sup>Final Year Students In Department Of Ece In Jyothishmathi Institute Of Technology & Science In Jits Rd, Ramakrishna Colony, Karimnagar, Telangana, 505481, India.

DOI: https://www.doi.org/10.58257/IJPREMS34430

## ABSTRACT

This paper utilizing Vedic mathematics principles to design a 128-bit ALU presents an intriguing approach to enhancing computational efficiency. By leveraging techniques like Vedic multiplication, the proposed ALU could significantly expedite multiplication operations. Integrating a comparator, adder, subtractor, and logical operations within the ALU extends itsfunctionality, ensuring comprehensive computational capabilities.

Implementing this concept in Verilog facilitates hardware description and synthesis through Xilinx ISE 14.7, streamlining the design process and enabling efficient utilization of resources. The synergy between Vedic mathematics and modern hardware design methodologies underscores the adaptability and versatility of ALU architectures, potentially yielding notable advancements in computational performance and efficiency. This innovative fusion of ancient mathematical principles with contemporary technology embodies a harmonious blend of tradition and innovation in computer engineering.

## 1. INTRODUCTION

The burgeoning field of low-power electronics is propelled by the convergence of miniaturization and expanded circuitry on chips, fostering a demand for energy-efficient solutions. In our research, we address the escalating significance of static power dissipation in System on Chips (SoCs) by advocating the implementation of the Fine Grained Power Gating Technique at the architectural level. This approach entails blocking unnecessary inputs using NMOS when gates are inactive, thereby curtailing static power consumption. Our investigationspans from 1-bit to 8-bit architectures, aiming to systematically reduce power utilization across various scales. By prioritizing static power reduction, we anticipate substantial gains in energy efficiency, crucial for battery-operated and power-sensitive applications. Embracing such methodologies underscores the industry's commitment to sustainability and paves the way for the continued advancement of low-power electronics in the ever-evolving landscape of semiconductor technology.

The processor, often regarded as the brain of a digital system, relies heavily on its Arithmetic Logic Unit (ALU) as a core component. ALUs are optimized structures comprised of swift dynamic logic circuits, crucial for executing arithmetic and logical operations on operands within the CPU. However, the high clock speeds and continuous activity inherent to ALUs

contribute significantly to power consumption, accentuating thermal concerns like hotspots and temperature differentials within the processor core.

To address these challenges, there's a burgeoning interest in energy-efficient ALU designs capable of mitigating both average and peak power dissipation while maintaining high performance standards. Typically, ALUs are combinational circuits that process two operands of n bits each, facilitating arithmetic and logical computations. For instance, in a 32-bit ALU, operands A[31:0] and B[31:0] are manipulated to execute various operations.

Efforts toward refining ALU architectures not only enhance overall processor efficiency but also promote sustainability and reliability in computing systems, aligning with the evolving demands of modern technology landscapes.

## 2. LITERATURE SURVEY

Vijay Kumar Reddy's research on the Design and Use of Modified High-Speed Vedic Multipliers presents an innovative approach to leveraging ancient Vedic mathematics sutras for modern computing. By modifying the binary Vedic multiplier, Reddy achieves improvements in both device consumption and time delay, as demonstrated through simulations conducted using Verilog HDL and ModelSim for HDL simulation, along with Xilinx for circuit synthesis. The study showcases simulation results for 16-bit binary Vedic multiplication, with plans to expand the algorithm for



## INTERNATIONAL JOURNAL OF PROGRESSIVE RESEARCH IN ENGINEERING MANAGEMENT AND SCIENCE (IJPREMS)

## www.ijprems.com editor@ijprems.com

Vol. 04, Issue 05, May 2024, pp: 1517-1521

larger sizes. By comparing the outcomes with those of traditional Vedic multipliers, the research highlights the enhanced efficiency of the proposed method. This advancement holds promise for optimizing arithmetic operations in various computational systems, potentially leading to faster and more resource-efficient processing. The paper by A. Momeni et al. titled "Approximate Compressor Design and Analysis" delves into the realm of inexact computing, particularly significant for digital processing at nanometricscales. Focused on computer arithmetic, the study introduces two novel approximate 4-2 compressors tailored for integration into multipliers. These designs leverage various compression features to accommodate calculation imprecision while adhering to circuit-based performance metrics such as transistor count, delay, and power consumption. The research explores four distinct strategies for integrating these approximation compressors into Dadda multipliers, offering insights into their efficacy and potential impact on computational efficiency. The research provides thorough simulation results and showcases the multipliers' application in image processing. Two designs stand out for their superior image multiplication performance, exhibiting notable reductions in power dissipation, delay, and transistor count compared to exact designs, alongside high signal-to-noise ratios. In their paper presented at the IEEE DATE Conference, Liu, Han, and Lombardi introduce a low-power, highperformance multiplier featuring configurable partial error recovery. Addressing error-tolerant applications, the design targets improved efficiency through approximate circuits, crucial for tasks like digital signal processing (DSP) where multipliers play a pivotal role. This study presents a novel multiplier tailored for high-performance DSP applications, boasting a shorter critical path and lower power consumption compared to existing counterparts. Leveraging an innovative approximate adder for swift partial product accumulation, the multiplier confines carry propagation to adjacent bits, while configurable error recovery allows for varying accuracy levels by adjusting most significant bits usage. With its low mean error distance, most errors are statistically insignificant. In a 16-bit configuration using 28nm CMOS technology, the multiplier achieves a remarkable 20% reduction in delay and up to 69% decrease in power consumption compared to traditional Wallace multipliers. These findings underscore its potential for substantial power and performance enhancements, maintaining processing precision akin to exact multipliers.

## 3. PROPOSED SYSTEM

Multiplication, depicted in Figure, stands as a pivotal arithmetic operation entailing two numbers. It holds paramount importance in diverse digital signal processing (DSP) tasks like convolution, FFTs, filters, and microprocessor ALUs (Arithmetic Logic Units). Due to its ubiquitous nature, designing a multiplier necessitates minimal delay and optimal power usage. Arithmetic computations, spanning from mundane counting to intricate scientific and economic calculations, underscore the necessity for swift and efficient arithmetic units in computers. Hence, the imperative for a quick and effective multiplier system to cater to the wide array of computational demands across various domains remains unequivocal. In digital electronics, a binary multiplier is crucial for multiplying two binary values, mirroring manual multiplication. Utilizing two half adder (HA) modules, a 2-bit binary multiplier can beconstructed. These digital products and their subsequent summation. Figure 4.8 illustrates a 2 by 2 binary multiplier. By systematically multiplying each bit of the multiplicand with the corresponding bits of the multiplier and aggregating the results, binary multipliers streamline complex computational tasks in electronic systems, such as those encountered in computer processing units.



### Figure:1 Block diagram

Vedic mathematics drives the efficiency of the Vedic multiplier, minimizing hardware usage. Employing the Urdhva Tiryakbhyam sutra, meaning "both vertically and crosswise," it enhances speed and resource utilization. Figures 4.9 to 4.14 showcase the Vedic multiplier's scalability across various systems, from 4 to 128 bits, illustrating its adaptability and effectiveness in digital arithmetic operations.



#### INTERNATIONAL JOURNAL OF PROGRESSIVE 2583-1062 **RESEARCH IN ENGINEERING MANAGEMENT AND SCIENCE (IJPREMS)** Impact **Factor:**

www.ijprems.com editor@ijprems.com

Vol. 04, Issue 05, May 2024, pp: 1517-1521

5.725

e-ISSN:

## 4. MODULE DESCRIPTION

In the suggested ALU design, Vedic mathematics is integrated for efficient multiplication. The ALU's internal architecture, depicted in Figure 5.1, comprises smaller sub-modules organized hierarchically. This modular approach enhances debugging, maintainability, and code reuse. Key sub-modules include the Vedic Multiplier Unit, employing Vedic principles for multiplication; the Adder/Subtractor Unit, utilizing conventional algorithms for addition and subtraction; the Logic Unit, implementing logical operations with logic gates (AND, OR, NOT, etc.); and the Control Unit, decoding control signals to direct data to the relevant sub-module, enabling diverse operations like addition, subtraction, and multiplication.

The core of the design, the Vedic Multiplier, applies Vedic mathematical principles to multiplication, breaking the process into manageable phases for efficient operation. Fig. 5.2 depicts its block diagram. Initially, 128-bit operands are segmented into smaller chunks for processing ease. Partial products are then generated through Vedic methods, involving shifting, multiplication at smaller digit locations, and possibly crosswise and vertical algorithms. Finally, partial products are accumulated, necessitating adders or specialized logic to handle carry propagation. This approach streamlines multiplication tasks, optimizing performance through tailored hardware components and strategic algorithmic application.



Figure:2 Module description

## 5. RESULT AND DISCUSSION

RTL in digital circuit design illustrates data flow between hardware registers with logical operations. Synchronous circuits employ this concept to manage signal movement and processing. The RTL schematic visually communicates the flow of digital signals and operations within the circuit, aiding in design comprehension and implementation.





## INTERNATIONAL JOURNAL OF PROGRESSIVE RESEARCH IN ENGINEERING MANAGEMENT AND SCIENCE (IJPREMS)

Vol. 04, Issue 05, May 2024, pp: 1517-1521

e-ISSN : 2583-1062 Impact Factor: 5.725

Circuit simulation involves utilizing software algorithms to create and analyze electronic circuit models, predicting and validating their performance and behavior. This process is crucial for mitigating the expense and time associated with fabricating electronic circuits, notably integrated circuits (ICs). By employing a circuit simulator, engineers can efficiently assess a circuit's behavior and performance before physical realization. Fig. illustrates the output generated from such simulations, providing insights into the circuit's functionality and allowing for optimizations or corrections to be made prior to production, thus streamlining thedevelopment process and minimizing potential errors and costs.

Unitied 1 _ 6 ลา														_ 0 7 X			
															0		
		160.000 ns															160.000 ns ^
Name	Value	0 ns .   20 ns .   40 ns .   160 ns .   80 ns .   100 ns .   120 ns .   140 ns .															
> 😻 A[127:0]	500								5	00							
> 👹 B[127:0]	200								2	00							
> 😻 SEL[3:0]	15	0		2	3	4	5	6	7	8	<u>9</u>	10	11	12	13	14	15
> V ALU_OUT[255:0]	0	0	700	300	100000		)	1	192	508	-1157920	-1157920	-1157920	316	-1157920		0
> 🥵 i[31:0]	16		XX	2	()	( <u>4</u> )	5	<u> </u>	χ	8	<u> </u>	10	X <u>11</u>	12	X <u>13</u>	14	<u>15</u>
																	~
	٢	2 (															>

## 6. CONCLUSION

Figure:4 Simulation

Research has shown the efficacy of Vedic Mathematics principles over traditional methods across various mathematical tasks. In signal processing, computational units based on these principles have been proposed by numerous researchers, proving effective. The utilization of the Urdhva-Tiryakbyham Sutra in the proposed Vedic Mathematics-based Arithmetic Logic Unit (ALU) facilitates addition, logical operations, and multiplication.

# The suggested ALU architecture finds applications in diverse signal processing tasks. Future integration of these structures promises to upgrade outdated integrated circuits, reducing the necessity for physical circuit board modifications.

This advancement not only enhances productivity but also ensures operational requirements are met. By leveraging Vedic Mathematics principles in circuit design, engineers can potentially streamline signal processing applications, leading to more efficient and cost-effective solutions in various technological domains.

## 7. FUTURESCOPE

The introduction of a 128-bit ALU utilizing Vedic mathematics presents intriguing avenues for future research and development. Exploring additional Vedic Sutras can expand the ALU's capabilities to encompass operations like division, square root extraction, and complex number arithmetic. Investigating pipelining techniques could enhance efficiency by enabling parallel processing of ALU sub-operations.

Integration with processor designs could optimize arithmetic-intensive algorithms across various computer disciplines such as signal processing, cryptography, and computer science. Co-designing hardware and software by integrating the Vedic ALU with software libraries tailored for Vedic algorithms can offer a holistic approach to performance optimization in computer systems. Moreover, exploring different hardware platforms beyond FPGAs, such as ASICs, could potentially improve performance and energy efficiency.

These paths signify promising directions for advancing computational efficiency and versatility in diverse technological domains.



e-ISSN:

www.ijprems.com editor@ijprems.com

Vol. 04, Issue 05, May 2024, pp: 1517-1521

## 8. REFERENCES

- [1] S. Akhter, "VHDL execution of fast NxN multiplier based on Vedic mathematics," in Proc. 18th European Conference on Circuit Theory and Arrange, 2007, pp. 472-475.
- [2] S. Nagaraj, Dr.G.M. Sreerama Reddy and Dr.S. Aruna Mastani; A Comparative Consider on Particular Multipliers-SurveyJournal of Advanced Examine in Dynamical and Control Systems14739-7522018Institute of Advanced Consistent Research.
- [3] M.Pushpa, S. Nagaraj, Arrange and Examination of 8-bit Cluster, Carry Save Cluster, Braun, Wallace Tree and Vedic Multipliers, IEEE Backed Around the world Conference On Cutting edge Designs In Planning & Development(ICNTET2018).
- [4] Nagaraj, S; Thyagarajan, K; Srihari, D; Gopi, K; Arrange and Examination of Wallace Tree Multiplier for CMOS and CPL Logic2018 Widespread Conference on Computation of Control, Essentialness, Information and Com- munication (ICCPEIC)006-0102018IEEE
- [5] Josmin Thomas ; R. Pushpangadan ; S Jinesh Comparative think almost of execution Vedic multiplier on the Preface of Adders utilized 2015 IEEE Widespread WIE Conference on Electrical and Computer Planning (WIECON- ECE).
- [6] S. Nagaraj, Dr.G.M. Sreerama Reddy and Dr.S. Aruna Mastani; A Diagram on Adiabatic Basis Widespread Conference on the Communications, the Hail Dealing with and the VLSI(IC2SV2019), Springer Conference, National Organized of Advancement, Warangal.
- [7] S. Nagaraj,K.Venkataramana Reddy and P.Anil Kumar3i;Analysis of Vedic Multiplier for Schedule CMOS & Complementary Pass Transistor Logic(CPL) Bases SCOPUS Recorded Springer 8th Interna- tional Conference on Improvements in Contraptions and Communication Building, (ICIECE-2019).
- [8] Au L.S. and Burgess N. (2002), "A (4:2) wind for bound together GF(p) and GF(2n) Galois field Multipliers", Strategies of 36th IEEE Asilomar Conference onSignals, Systems, and Computers, vol. 2, pp. 1619-1623.
- [9] Chittibabu A., Sola V.K. and Raj C.P. (2006), "ASIC Execution of Unused Designing for steady coefficient Dadda multiplier for Tall- Speed DSP applications", Strategies of the National Conference on Afterward designs in Electrical, Equipment and Computer Building, JCECON, pp. 299 – 304.
- [10] Ramesh Pushpangadana, Vineeth Sukumarana, Rino Innocenta, Dinesh Sasikumara & Vaisak Sundara,"High Speed Vedic Multiplier for Progressed HailProcessors",IETE Journal OF Explore, Vol 55, ISSUE 6, NOV-DEC 2009